1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ /* * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. */ #ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_ELIZA_H #define _DT_BINDINGS_CLK_QCOM_GPU_CC_ELIZA_H /* GPU_CC clocks */ #define GPU_CC_AHB_CLK 0 #define GPU_CC_CRC_AHB_CLK 1 #define GPU_CC_CX_ACCU_SHIFT_CLK 2 #define GPU_CC_CX_FF_CLK 3 #define GPU_CC_CX_GMU_CLK 4 #define GPU_CC_CXO_AON_CLK 5 #define GPU_CC_CXO_CLK 6 #define GPU_CC_DEMET_CLK 7 #define GPU_CC_DEMET_DIV_CLK_SRC 8 #define GPU_CC_FF_CLK_SRC 9 #define GPU_CC_FREQ_MEASURE_CLK 10 #define GPU_CC_GMU_CLK_SRC 11 #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 12 #define GPU_CC_HUB_AON_CLK 13 #define GPU_CC_HUB_CLK_SRC 14 #define GPU_CC_HUB_CX_INT_CLK 15 #define GPU_CC_MEMNOC_GFX_CLK 16 #define GPU_CC_MND1X_0_GFX3D_CLK 17 #define GPU_CC_MND1X_1_GFX3D_CLK 18 #define GPU_CC_PLL0 19 #define GPU_CC_PLL1 20 #define GPU_CC_SLEEP_CLK 21 #define GPU_CC_XO_CLK_SRC 22 #define GPU_CC_XO_DIV_CLK_SRC 23 /* GPU_CC power domains */ #define GPU_CC_CX_GDSC 0 #define GPU_CC_GX_GDSC 1 /* GPU_CC resets */ #define GPU_CC_ACD_BCR 0 #define GPU_CC_CB_BCR 1 #define GPU_CC_CX_BCR 2 #define GPU_CC_FAST_HUB_BCR 3 #define GPU_CC_FF_BCR 4 #define GPU_CC_GFX3D_AON_BCR 5 #define GPU_CC_GMU_BCR 6 #define GPU_CC_GX_BCR 7 #define GPU_CC_RBCPR_BCR 8 #define GPU_CC_XO_BCR 9 #endif
