Open Menu / arch / arm64 / boot / dts / arm / corstone1000-mps3.dts 
 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
// SPDX-License-Identifier: GPL-2.0 OR MIT
/*
 * Copyright (c) 2022, Arm Limited. All rights reserved.
 * Copyright (c) 2022, Linaro Limited. All rights reserved.
 *
 */

/dts-v1/;

#include "corstone1000.dtsi"

/ {
	model = "ARM Corstone1000 FPGA MPS3 board";
	compatible = "arm,corstone1000-mps3";

	cpus: cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a35";
			reg = <0 0>;
			enable-method = "psci";
			next-level-cache = <&L2_0>;
		};
	};

	smsc: ethernet@4010000 {
		compatible = "smsc,lan9220", "smsc,lan9115";
		reg = <0x40100000 0x10000>;
		phy-mode = "mii";
		interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
		reg-io-width = <2>;
		smsc,irq-push-pull;
	};

	usb_host: usb@40200000 {
		compatible = "nxp,usb-isp1763";
		reg = <0x40200000 0x100000>;
		interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
		bus-width = <16>;
		dr_mode = "host";
	};
};