Open Menu / arch / arm / mm / fault.h 
 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __ARCH_ARM_FAULT_H
#define __ARCH_ARM_FAULT_H

/*
 * Fault status register encodings.  We steal bit 31 for our own purposes.
 */
#define FSR_LNX_PF		BIT(31)
#define FSR_CM			BIT(13)
#define FSR_WRITE		BIT(11)

#ifdef CONFIG_ARM_LPAE
#define FSR_FS_AEA		17
#define FS_TRANS_NOLL		0x4
#define FS_PERM_NOLL		0xC
#define FS_MMU_NOLL_MASK	0x3C

#define FSR_FS5_0		GENMASK(5, 0)

static inline int fsr_fs(unsigned int fsr)
{
	return fsr & FSR_FS5_0;
}

static inline bool is_translation_fault(unsigned int fsr)
{
	int fs = fsr_fs(fsr);

	return (fs & FS_MMU_NOLL_MASK) == FS_TRANS_NOLL;
}

static inline bool is_permission_fault(unsigned int fsr)
{
	int fs = fsr_fs(fsr);

	return (fs & FS_MMU_NOLL_MASK) == FS_PERM_NOLL;
}
#else
#define FSR_FS_AEA		22
#define FS_L1_TRANS		0x5
#define FS_L2_TRANS		0x7
#define FS_L1_PERM		0xD
#define FS_L2_PERM		0xF

#define FSR_FS4			BIT(10)
#define FSR_FS3_0		GENMASK(3, 0)

static inline int fsr_fs(unsigned int fsr)
{
	return (fsr & FSR_FS3_0) | (fsr & FSR_FS4) >> 6;
}

static inline bool is_translation_fault(unsigned int fsr)
{
	int fs = fsr_fs(fsr);

	return fs == FS_L1_TRANS || fs == FS_L2_TRANS;
}

static inline bool is_permission_fault(unsigned int fsr)
{
	int fs = fsr_fs(fsr);

	return fs == FS_L1_PERM || fs == FS_L2_PERM;
}
#endif

void do_bad_area(unsigned long addr, unsigned int fsr, struct pt_regs *regs);
void early_abt_enable(void);
asmlinkage void do_DataAbort(unsigned long addr, unsigned int fsr,
			     struct pt_regs *regs);
asmlinkage void do_PrefetchAbort(unsigned long addr, unsigned int ifsr,
				 struct pt_regs *regs);

#endif	/* __ARCH_ARM_FAULT_H */