Open Menu /

Defined in 1 files as a function:

Referenced in 1 files:

Smatch caller information:

drivers/crypto/intel/qat/qat_common/qat_hal.c qat_hal_exec_micro_init_lm() -> qat_hal_rd_rel_reg()

Type Parameter Key Value
PARAM_VALUE 0 handle 4096-ptr_max
PARAM_VALUE 0 handle->chip_info 4096-ptr_max
PARAM_VALUE 0 handle->chip_info->fw_auth 0
PARAM_VALUE 0 handle->hal_handle 4096-ptr_max
PARAM_VALUE 0 handle->hal_handle->ae_max_num 1-17
PARAM_VALUE 0 handle->obj_handle 4096-ptr_max
PARAM_VALUE 0 handle->pci_dev->dev.cma_area->available_count 0-s64max
PARAM_VALUE 0 handle->pci_dev->dev.cma_area->nranges s32min-s32max
PARAM_VALUE 0 handle->pci_dev->dev.iommu->attach_deferred 0-1
PARAM_VALUE 0 handle->pci_dev->dev.iommu->pci_32bit_workaround 0-1
PARAM_VALUE 0 handle->pci_dev->dev.iommu_group->default_domain 0-s64max
PARAM_VALUE 2 ctx 0
PARAM_VALUE 3 reg_type 1
PARAM_VALUE 4 reg_num 0
PARAM_VALUE 5 data 1283308080504102912
PARAM_VALUE 5 *data 0
CAPPED_DATA 0 handle->hal_handle->ae_max_num 1
DATA_SOURCE 0 handle $0
DATA_SOURCE 1 ae $1
DATA_SOURCE 2 ctx $2
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
LOCK2 &accel_dev->state_lock
HALF_LOCKED2 &of->mutex
HALF_LOCKED2 &pdev->dev.mutex
HALF_LOCKED2 global &pci_rescan_remove_lock
TYPE_LOCK (struct adf_accel_dev)->state_lock

drivers/crypto/intel/qat/qat_common/qat_hal.c qat_hal_exec_micro_init_lm() -> qat_hal_rd_rel_reg()

Type Parameter Key Value
PARAM_VALUE 0 handle 4096-ptr_max
PARAM_VALUE 0 handle->chip_info 4096-ptr_max
PARAM_VALUE 0 handle->chip_info->fw_auth 0
PARAM_VALUE 0 handle->hal_handle 4096-ptr_max
PARAM_VALUE 0 handle->hal_handle->ae_max_num 1-17
PARAM_VALUE 0 handle->obj_handle 4096-ptr_max
PARAM_VALUE 0 handle->pci_dev->dev.cma_area->available_count 0-s64max
PARAM_VALUE 0 handle->pci_dev->dev.cma_area->nranges s32min-s32max
PARAM_VALUE 0 handle->pci_dev->dev.iommu->attach_deferred 0-1
PARAM_VALUE 0 handle->pci_dev->dev.iommu->pci_32bit_workaround 0-1
PARAM_VALUE 0 handle->pci_dev->dev.iommu_group->default_domain 0-s64max
PARAM_VALUE 2 ctx 0
PARAM_VALUE 3 reg_type 1
PARAM_VALUE 4 reg_num 1
PARAM_VALUE 5 data 1752940084049805312
PARAM_VALUE 5 *data 0
CAPPED_DATA 0 handle->hal_handle->ae_max_num 1
DATA_SOURCE 0 handle $0
DATA_SOURCE 1 ae $1
DATA_SOURCE 2 ctx $2
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
LOCK2 &accel_dev->state_lock
HALF_LOCKED2 &of->mutex
HALF_LOCKED2 &pdev->dev.mutex
HALF_LOCKED2 global &pci_rescan_remove_lock
TYPE_LOCK (struct adf_accel_dev)->state_lock

drivers/crypto/intel/qat/qat_common/qat_hal.c qat_hal_exec_micro_init_lm() -> qat_hal_rd_rel_reg()

Type Parameter Key Value
PARAM_VALUE 0 handle 4096-ptr_max
PARAM_VALUE 0 handle->chip_info 4096-ptr_max
PARAM_VALUE 0 handle->chip_info->fw_auth 0
PARAM_VALUE 0 handle->hal_handle 4096-ptr_max
PARAM_VALUE 0 handle->hal_handle->ae_max_num 1-17
PARAM_VALUE 0 handle->obj_handle 4096-ptr_max
PARAM_VALUE 0 handle->pci_dev->dev.cma_area->available_count 0-s64max
PARAM_VALUE 0 handle->pci_dev->dev.cma_area->nranges s32min-s32max
PARAM_VALUE 0 handle->pci_dev->dev.iommu->attach_deferred 0-1
PARAM_VALUE 0 handle->pci_dev->dev.iommu->pci_32bit_workaround 0-1
PARAM_VALUE 0 handle->pci_dev->dev.iommu_group->default_domain 0-s64max
PARAM_VALUE 2 ctx 0
PARAM_VALUE 3 reg_type 1
PARAM_VALUE 4 reg_num 2
PARAM_VALUE 5 data 502660476579921920
PARAM_VALUE 5 *data 0
CAPPED_DATA 0 handle->hal_handle->ae_max_num 1
DATA_SOURCE 0 handle $0
DATA_SOURCE 1 ae $1
DATA_SOURCE 2 ctx $2
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
LOCK2 &accel_dev->state_lock
HALF_LOCKED2 &of->mutex
HALF_LOCKED2 &pdev->dev.mutex
HALF_LOCKED2 global &pci_rescan_remove_lock
TYPE_LOCK (struct adf_accel_dev)->state_lock

drivers/crypto/intel/qat/qat_common/qat_hal.c qat_hal_exec_micro_init_lm() -> qat_hal_rd_rel_reg()

Type Parameter Key Value
PARAM_VALUE 0 handle 4096-ptr_max
PARAM_VALUE 0 handle->chip_info 4096-ptr_max
PARAM_VALUE 0 handle->chip_info->fw_auth 0
PARAM_VALUE 0 handle->hal_handle 4096-ptr_max
PARAM_VALUE 0 handle->hal_handle->ae_max_num 1-17
PARAM_VALUE 0 handle->obj_handle 4096-ptr_max
PARAM_VALUE 0 handle->pci_dev->dev.cma_area->available_count 0-s64max
PARAM_VALUE 0 handle->pci_dev->dev.cma_area->nranges s32min-s32max
PARAM_VALUE 0 handle->pci_dev->dev.iommu->attach_deferred 0-1
PARAM_VALUE 0 handle->pci_dev->dev.iommu->pci_32bit_workaround 0-1
PARAM_VALUE 0 handle->pci_dev->dev.iommu_group->default_domain 0-s64max
PARAM_VALUE 2 ctx 0
PARAM_VALUE 3 reg_type 3
PARAM_VALUE 4 reg_num 0
PARAM_VALUE 5 data 9140270390477795328
PARAM_VALUE 5 *data 0
CAPPED_DATA 0 handle->hal_handle->ae_max_num 1
DATA_SOURCE 0 handle $0
DATA_SOURCE 1 ae $1
DATA_SOURCE 2 ctx $2
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
LOCK2 &accel_dev->state_lock
HALF_LOCKED2 &of->mutex
HALF_LOCKED2 &pdev->dev.mutex
HALF_LOCKED2 global &pci_rescan_remove_lock
TYPE_LOCK (struct adf_accel_dev)->state_lock

drivers/crypto/intel/qat/qat_common/qat_hal.c qat_hal_exec_micro_init_lm() -> qat_hal_rd_rel_reg()

Type Parameter Key Value
PARAM_VALUE 0 handle 4096-ptr_max
PARAM_VALUE 0 handle->chip_info 4096-ptr_max
PARAM_VALUE 0 handle->chip_info->fw_auth 0
PARAM_VALUE 0 handle->hal_handle 4096-ptr_max
PARAM_VALUE 0 handle->hal_handle->ae_max_num 1-17
PARAM_VALUE 0 handle->obj_handle 4096-ptr_max
PARAM_VALUE 0 handle->pci_dev->dev.cma_area->available_count 0-s64max
PARAM_VALUE 0 handle->pci_dev->dev.cma_area->nranges s32min-s32max
PARAM_VALUE 0 handle->pci_dev->dev.iommu->attach_deferred 0-1
PARAM_VALUE 0 handle->pci_dev->dev.iommu->pci_32bit_workaround 0-1
PARAM_VALUE 0 handle->pci_dev->dev.iommu_group->default_domain 0-s64max
PARAM_VALUE 2 ctx 0
PARAM_VALUE 3 reg_type 3
PARAM_VALUE 4 reg_num 1
PARAM_VALUE 5 data 7040810790299480064
PARAM_VALUE 5 *data 0
CAPPED_DATA 0 handle->hal_handle->ae_max_num 1
DATA_SOURCE 0 handle $0
DATA_SOURCE 1 ae $1
DATA_SOURCE 2 ctx $2
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
LOCK2 &accel_dev->state_lock
HALF_LOCKED2 &of->mutex
HALF_LOCKED2 &pdev->dev.mutex
HALF_LOCKED2 global &pci_rescan_remove_lock
TYPE_LOCK (struct adf_accel_dev)->state_lock

drivers/crypto/intel/qat/qat_common/qat_hal.c qat_hal_put_rel_wr_xfer() -> qat_hal_rd_rel_reg()

Type Parameter Key Value
PARAM_VALUE 0 handle 4096-ptr_max
PARAM_VALUE 0 handle->chip_info 4096-ptr_max
PARAM_VALUE 0 handle->chip_info->fw_auth 0
PARAM_VALUE 0 handle->hal_handle 4096-ptr_max
PARAM_VALUE 0 handle->hal_handle->ae_max_num 1-u32max
PARAM_VALUE 0 handle->obj_handle 4096-ptr_max
PARAM_VALUE 0 handle->pci_dev->dev.cma_area->available_count 0-s64max
PARAM_VALUE 0 handle->pci_dev->dev.iommu->pci_32bit_workaround 0-1
PARAM_VALUE 1 ae 0-64
PARAM_VALUE 3 reg_type 3
PARAM_VALUE 4 reg_num 0
PARAM_VALUE 5 data 6495343401889538048
CAPPED_DATA 0 handle->hal_handle->ae_max_num 1
CAPPED_DATA 1 ae 1
DATA_SOURCE 0 handle $0
DATA_SOURCE 1 ae $1
DATA_SOURCE 2 ctx $2
RX_PATH
TASK_NOT_RUNNING
LOCK2 &accel_dev->state_lock
HALF_LOCKED2 &of->mutex
HALF_LOCKED2 &pdev->dev.mutex
HALF_LOCKED2 global &pci_rescan_remove_lock
TYPE_LOCK (struct adf_accel_dev)->state_lock