Open Menu /

Defined in 1 files as a function:

Referenced in 1 files:

Smatch caller information:

drivers/gpu/drm/msm/dp/dp_ctrl.c msm_dp_ctrl_config_psr_interrupt() -> msm_dp_write_ahb()

Type Parameter Key Value
PARAM_VALUE 0 ctrl 4096-ptr_max
PARAM_VALUE 1 offset 48
PARAM_VALUE 2 data 31
DATA_SOURCE 0 ctrl $0
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HALF_LOCKED2 &first_bridge->encoder->bridge_chain_mutex
HALF_LOCKED2 &state->dev->mode_config.connection_mutex
HALF_LOCKED2 &state->dev->mode_config.connection_mutex.mutex

drivers/gpu/drm/msm/dp/dp_ctrl.c msm_dp_ctrl_disable_irq() -> msm_dp_write_ahb()

Type Parameter Key Value
PARAM_VALUE 0 ctrl 4096-ptr_max
PARAM_VALUE 1 offset 32
PARAM_VALUE 2 data 0
NOCHECK_CALL

drivers/gpu/drm/msm/dp/dp_ctrl.c msm_dp_ctrl_disable_irq() -> msm_dp_write_ahb()

Type Parameter Key Value
PARAM_VALUE 0 ctrl 4096-ptr_max
PARAM_VALUE 1 offset 36
PARAM_VALUE 2 data 0
NOCHECK_CALL

drivers/gpu/drm/msm/dp/dp_ctrl.c msm_dp_ctrl_enable_irq() -> msm_dp_write_ahb()

Type Parameter Key Value
PARAM_VALUE 0 ctrl 4096-ptr_max
PARAM_VALUE 1 offset 32
PARAM_VALUE 2 data 613566752
NOCHECK_CALL

drivers/gpu/drm/msm/dp/dp_ctrl.c msm_dp_ctrl_enable_irq() -> msm_dp_write_ahb()

Type Parameter Key Value
PARAM_VALUE 0 ctrl 4096-ptr_max
PARAM_VALUE 1 offset 36
PARAM_VALUE 2 data 2340
NOCHECK_CALL

drivers/gpu/drm/msm/dp/dp_ctrl.c msm_dp_ctrl_get_aux_interrupt() -> msm_dp_write_ahb()

Type Parameter Key Value
PARAM_VALUE 0 ctrl 4096-ptr_max
PARAM_VALUE 1 offset 32
PARAM_VALUE 2 data 613566752,613566768-920350128
DATA_SOURCE 0 ctrl $0
BIT_INFO 2 data 0x24924920,0x36db6db0
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HOST_DATA 2 data 613566752,613566768-920350128[c]
HALF_LOCKED2 &desc->request_mutex
HALF_LOCKED2 _T->lock
HALF_LOCKED2 flags

drivers/gpu/drm/msm/dp/dp_ctrl.c msm_dp_ctrl_get_interrupt() -> msm_dp_write_ahb()

Type Parameter Key Value
PARAM_VALUE 0 ctrl 4096-ptr_max
PARAM_VALUE 1 offset 36
PARAM_VALUE 2 data 2340,2342-3510
DATA_SOURCE 0 ctrl $0
BIT_INFO 2 data 0x924,0xdb6
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HOST_DATA 2 data 2340,2342-3510[c]
HALF_LOCKED2 &desc->request_mutex
HALF_LOCKED2 _T->lock
HALF_LOCKED2 flags

drivers/gpu/drm/msm/dp/dp_ctrl.c msm_dp_ctrl_get_psr_interrupt() -> msm_dp_write_ahb()

Type Parameter Key Value
PARAM_VALUE 0 ctrl 4096-ptr_max
PARAM_VALUE 1 offset 44
PARAM_VALUE 2 data 0,2-682
DATA_SOURCE 0 ctrl $0
BIT_INFO 2 data 0x0,0x2aa
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HOST_DATA 2 data 0,2-682[c]
HALF_LOCKED2 &desc->request_mutex
HALF_LOCKED2 _T->lock
HALF_LOCKED2 flags

drivers/gpu/drm/msm/dp/dp_ctrl.c msm_dp_ctrl_phy_reset() -> msm_dp_write_ahb()

Type Parameter Key Value
PARAM_VALUE 0 ctrl 4096-ptr_max
PARAM_VALUE 1 offset 20
PARAM_VALUE 2 data 5
DATA_SOURCE 0 ctrl $0
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HALF_LOCKED2 _T->lock

drivers/gpu/drm/msm/dp/dp_ctrl.c msm_dp_ctrl_phy_reset() -> msm_dp_write_ahb()

Type Parameter Key Value
PARAM_VALUE 0 ctrl 4096-ptr_max
PARAM_VALUE 1 offset 20
PARAM_VALUE 2 data 0
DATA_SOURCE 0 ctrl $0
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HALF_LOCKED2 _T->lock

drivers/gpu/drm/msm/dp/dp_ctrl.c msm_dp_ctrl_reset() -> msm_dp_write_ahb()

Type Parameter Key Value
PARAM_VALUE 0 ctrl 4096-ptr_max
PARAM_VALUE 1 offset 16
BIT_INFO 2 data 0x1,0xffffffff
NOCHECK_CALL
HOST_DATA 2 data 0-u32max

drivers/gpu/drm/msm/dp/dp_ctrl.c msm_dp_ctrl_reset() -> msm_dp_write_ahb()

Type Parameter Key Value
PARAM_VALUE 0 ctrl 4096-ptr_max
PARAM_VALUE 1 offset 16
PARAM_VALUE 2 data 0,2-u32max
BIT_INFO 2 data 0x0,0xfffffffe
NOCHECK_CALL
HOST_DATA 2 data 0,2-u32max[c]