Open Menu /

Defined in 1 files as a prototype:

Defined in 1 files as a function:

Referenced in 2 files:

Smatch caller information:

drivers/gpu/drm/i915/display/intel_crtc_state_dump.c intel_crtc_state_dump() -> intel_vdsc_state_dump()

Type Parameter Key Value
PARAM_VALUE 0 p 908993075820675072
PARAM_VALUE 0 p->printfn 4096-ptr_max
PARAM_VALUE 1 indent 0
PARAM_VALUE 2 crtc_state 4096-ptr_max
PARAM_VALUE 2 crtc_state->hw.enable 1
PARAM_VALUE 2 crtc_state->post_csc_lut 0,4096-ptr_max
PARAM_VALUE 2 crtc_state->pre_csc_lut 0,4096-ptr_max
PARAM_VALUE 2 crtc_state->uapi.crtc 4096-ptr_max
BUF_SIZE 2 crtc_state (-1),4832
BUF_SIZE 2 crtc_state (-1),4832
DATA_SOURCE 2 crtc_state $0
STR_LEN 0 p 6-8,14
STR_LEN 2 crtc_state 6-8,14
PARAM_COMPARE 2 crtc_state->vrr.flipline <= $2->vrr.vmax
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HOST_DATA 2 crtc_state->cgm_mode 0-u32max
HOST_DATA 2 crtc_state->csc_mode 0-u32max
HOST_DATA 2 crtc_state->dsc.config.block_pred_enable 0-1
HOST_DATA 2 crtc_state->dsc.config.convert_rgb 0-1
HOST_DATA 2 crtc_state->dsc.config.native_422 0-1
HOST_DATA 2 crtc_state->dsc.config.simple_422 0-1
HOST_DATA 2 crtc_state->dsc.config.vbr_enable 0-1
HOST_DATA 2 crtc_state->fdi_m_n.link_n 0-16777215
HOST_DATA 2 crtc_state->gamma_mode 0-u32max
HOST_DATA 2 crtc_state->gmch_pfit.pgm_ratios 0-u32max
HOST_DATA 2 crtc_state->hw.adjusted_mode.clock 0[c]
HOST_DATA 2 crtc_state->hw.adjusted_mode.crtc_clock 0-s32max[c]
HOST_DATA 2 crtc_state->hw.adjusted_mode.crtc_vblank_start 0-u16max
HOST_DATA 2 crtc_state->hw.adjusted_mode.hdisplay 0[c]
HOST_DATA 2 crtc_state->hw.adjusted_mode.hsync_end 0[c]
HOST_DATA 2 crtc_state->hw.adjusted_mode.hsync_start 0[c]
HOST_DATA 2 crtc_state->hw.adjusted_mode.htotal 0[c]
HOST_DATA 2 crtc_state->hw.background_color 0-1073741823
HOST_DATA 2 crtc_state->hw.mode.clock s32min-s32max[c]
HOST_DATA 2 crtc_state->hw.mode.crtc_clock s32min-s32max[c]
HOST_DATA 2 crtc_state->hw.mode.crtc_hblank_end 0-u16max[c]
HOST_DATA 2 crtc_state->hw.mode.crtc_hblank_start 0-u16max[c]
HOST_DATA 2 crtc_state->hw.mode.crtc_hdisplay 0-u16max[c]
HOST_DATA 2 crtc_state->hw.mode.crtc_hsync_end 0-u16max[c]
HOST_DATA 2 crtc_state->hw.mode.crtc_hsync_start 0-u16max[c]
HOST_DATA 2 crtc_state->hw.mode.crtc_htotal 0-u16max[c]
HOST_DATA 2 crtc_state->hw.mode.crtc_vblank_start 0-u16max
HOST_DATA 2 crtc_state->hw.mode.hsync_end 0-u16max[c]
HOST_DATA 2 crtc_state->hw.mode.hsync_start 0-u16max[c]
HOST_DATA 2 crtc_state->hw.mode.htotal 0-u16max[c]
HOST_DATA 2 crtc_state->hw.pipe_mode.clock s32min-s32max[c]
HOST_DATA 2 crtc_state->hw.pipe_mode.crtc_clock s32min-s32max[c]
HOST_DATA 2 crtc_state->hw.pipe_mode.crtc_hblank_end 0-u16max[c]
HOST_DATA 2 crtc_state->hw.pipe_mode.crtc_hblank_start 0-u16max[c]
HOST_DATA 2 crtc_state->hw.pipe_mode.crtc_hdisplay 0-u16max[c]
HOST_DATA 2 crtc_state->hw.pipe_mode.crtc_hsync_end 0-u16max[c]
HOST_DATA 2 crtc_state->hw.pipe_mode.crtc_hsync_start 0-u16max[c]
HOST_DATA 2 crtc_state->hw.pipe_mode.crtc_htotal 0-u16max[c]
HOST_DATA 2 crtc_state->hw.pipe_mode.crtc_vblank_start 0-u16max
HOST_DATA 2 crtc_state->hw.pipe_mode.hdisplay 0-u16max[c]
HOST_DATA 2 crtc_state->hw.pipe_mode.hsync_end 0-u16max[c]
HOST_DATA 2 crtc_state->hw.pipe_mode.hsync_start 0-u16max[c]
HOST_DATA 2 crtc_state->hw.pipe_mode.htotal 0-u16max[c]
HOST_DATA 2 crtc_state->ips_enabled 0-1
HOST_DATA 2 crtc_state->min_hblank 0-s32max
HOST_DATA 2 crtc_state->pixel_rate 0-u32max[c]
HOST_DATA 2 crtc_state->set_context_latency 0-u16max
HOST_DATA 2 crtc_state->vrr.dc_balance.guardband 0-u16max
HOST_DATA 2 crtc_state->vrr.dc_balance.max_decrease 0-u16max
HOST_DATA 2 crtc_state->vrr.dc_balance.max_increase 0-u16max
HOST_DATA 2 crtc_state->vrr.dc_balance.slope 0-u16max
HOST_DATA 2 crtc_state->vrr.dc_balance.vblank_target 0-u16max
NO_OVERFLOW_SIMPLE 2 crtc_state->hw.adjusted_mode.clock
NO_OVERFLOW_SIMPLE 2 crtc_state->hw.mode.clock
NO_OVERFLOW_SIMPLE 2 crtc_state->hw.pipe_mode.clock
NO_OVERFLOW_SIMPLE 2 crtc_state->post_csc_lut->dev->mode_config.num_colorop
NO_OVERFLOW_SIMPLE 2 crtc_state->post_csc_lut->dev->mode_config.num_crtc
NO_OVERFLOW_SIMPLE 2 crtc_state->post_csc_lut->dev->mode_config.num_total_plane
NO_OVERFLOW_SIMPLE 2 crtc_state->post_csc_lut->dev->num_crtcs
NO_OVERFLOW_SIMPLE 2 crtc_state->pre_csc_lut->dev->mode_config.num_colorop
NO_OVERFLOW_SIMPLE 2 crtc_state->pre_csc_lut->dev->mode_config.num_crtc
NO_OVERFLOW_SIMPLE 2 crtc_state->pre_csc_lut->dev->mode_config.num_total_plane
NO_OVERFLOW_SIMPLE 2 crtc_state->pre_csc_lut->dev->num_crtcs

drivers/gpu/drm/i915/display/intel_display_debugfs.c intel_crtc_info() -> intel_vdsc_state_dump()

Type Parameter Key Value
PARAM_VALUE 0 p 8250791355606044672
PARAM_VALUE 1 indent 1
PARAM_VALUE 2 crtc_state 4096-ptr_max
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
NO_OVERFLOW_SIMPLE 2 crtc_state->hw.adjusted_mode.clock
NO_OVERFLOW_SIMPLE 2 crtc_state->hw.pipe_mode.clock
NO_OVERFLOW_SIMPLE 2 crtc_state->uapi.mode.clock
LOCK2 &display->drm->mode_config.mutex
LOCK2 &m->lock
TYPE_LOCK (struct drm_mode_config)->mutex
TYPE_LOCK (struct seq_file)->lock