intel_get_hpd_pins identifier - Linux source code next-20260811

Projects

linux

Versions

FIXME
- FIXME
  - next-20260811

Defined in 1 files as a function:

drivers/gpu/drm/i915/display/intel_hotplug_irq.c, line 343 (as a function)

Referenced in 1 files:

drivers/gpu/drm/i915/display/intel_hotplug_irq.c

Smatch caller information:

drivers/gpu/drm/i915/display/intel_hotplug_irq.c bxt_hpd_irq_handler() -> intel_get_hpd_pins()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs->handler	2192072823877971968,2792595683100205056,5955815596145336320,7942455435531735040,8138603768813838336,8705323516099022848
PARAM_VALUE	0	display->params.enable_dmc_wl	0-1
PARAM_VALUE	0	display->wl.taken	1
PARAM_VALUE	0	display->wl.work.timer.entry->pprev	4096-ptr_max
PARAM_VALUE	1	pin_mask	4318378226123735040
PARAM_VALUE	1	*pin_mask	0
PARAM_VALUE	2	long_mask	7839777864645660672
PARAM_VALUE	2	*long_mask	0
PARAM_VALUE	3	hotplug_trigger	8-56
BUF_SIZE	5	hpd	60
DATA_SOURCE	0	display	$0
DATA_SOURCE	3	hotplug_trigger	$1
DATA_SOURCE	4	dig_hotplug_reg	r intel_de_rmw
BIT_INFO	3	hotplug_trigger	0x0,0x38
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HOST_DATA	3	hotplug_trigger	8-56
HOST_DATA	4	dig_hotplug_reg	0-u32max
HALF_LOCKED2		&desc->request_mutex
HALF_LOCKED2		_T->lock
HALF_LOCKED2		flags

drivers/gpu/drm/i915/display/intel_hotplug_irq.c gen11_hpd_irq_handler() -> intel_get_hpd_pins()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs->handler	2192072823877971968,2792595683100205056,5955815596145336320,7942455435531735040,8138603768813838336,8705323516099022848
PARAM_VALUE	0	display->params.enable_dmc_wl	0-1
PARAM_VALUE	0	display->wl.taken	1
PARAM_VALUE	0	display->wl.work.timer.entry->pprev	4096-ptr_max
PARAM_VALUE	1	pin_mask	2146847079462567936
PARAM_VALUE	1	*pin_mask	0
PARAM_VALUE	2	long_mask	92003763606339584
PARAM_VALUE	2	*long_mask	0
PARAM_VALUE	3	hotplug_trigger	65536-4128768
BUF_SIZE	5	hpd	60
DATA_SOURCE	0	display	$0
DATA_SOURCE	4	dig_hotplug_reg	r intel_de_rmw
BIT_INFO	3	hotplug_trigger	0x0,0x3f0000
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HOST_DATA	3	hotplug_trigger	65536-4128768
HOST_DATA	4	dig_hotplug_reg	0-u32max
HALF_LOCKED2		&desc->request_mutex
HALF_LOCKED2		_T->lock
HALF_LOCKED2		flags

drivers/gpu/drm/i915/display/intel_hotplug_irq.c gen11_hpd_irq_handler() -> intel_get_hpd_pins()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs->handler	2192072823877971968,2792595683100205056,5955815596145336320,7942455435531735040,8138603768813838336,8705323516099022848
PARAM_VALUE	0	display->params.enable_dmc_wl	0-1
PARAM_VALUE	1	pin_mask	2146847079462567936
PARAM_VALUE	2	long_mask	92003763606339584
PARAM_VALUE	3	hotplug_trigger	1-63
BUF_SIZE	5	hpd	60
DATA_SOURCE	0	display	$0
DATA_SOURCE	4	dig_hotplug_reg	r intel_de_rmw
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HOST_DATA	3	hotplug_trigger	1-63
HOST_DATA	4	dig_hotplug_reg	0-u32max
HALF_LOCKED2		&desc->request_mutex
HALF_LOCKED2		_T->lock
HALF_LOCKED2		flags

drivers/gpu/drm/i915/display/intel_hotplug_irq.c i9xx_hpd_irq_handler() -> intel_get_hpd_pins()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs->handler	2192072823877971968,2792595683100205056,5955815596145336320,7942455435531735040,8138603768813838336,8705323516099022848
PARAM_VALUE	1	pin_mask	3895388883159429120
PARAM_VALUE	1	*pin_mask	0
PARAM_VALUE	2	long_mask	408120698794229760
PARAM_VALUE	2	*long_mask	0
PARAM_VALUE	3	hotplug_trigger	4-8259776
PARAM_VALUE	4	dig_hotplug_reg	4-8259776
BUF_SIZE	5	hpd	60
DATA_SOURCE	0	display	$0
BIT_INFO	3	hotplug_trigger	0x0,0x7e08cc
BIT_INFO	4	dig_hotplug_reg	0x0,0x7e08cc
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HALF_LOCKED2		&desc->request_mutex
HALF_LOCKED2		_T->lock
HALF_LOCKED2		flags

drivers/gpu/drm/i915/display/intel_hotplug_irq.c ibx_hpd_irq_handler() -> intel_get_hpd_pins()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs->handler	2192072823877971968,2792595683100205056,5955815596145336320,7942455435531735040,8138603768813838336,8705323516099022848
PARAM_VALUE	0	display->params.enable_dmc_wl	0-1
PARAM_VALUE	0	display->wl.taken	1
PARAM_VALUE	0	display->wl.work.timer.entry->pprev	4096-ptr_max
PARAM_VALUE	0	*display->irq.de_pipe_imr_mask	0-4294967295
PARAM_VALUE	1	pin_mask	3841521306164518912
PARAM_VALUE	1	*pin_mask	0
PARAM_VALUE	2	long_mask	6694251467452768256
PARAM_VALUE	2	*long_mask	0
PARAM_VALUE	3	hotplug_trigger	64-3904,262144-15466496
BUF_SIZE	5	hpd	60
DATA_SOURCE	0	display	$0
DATA_SOURCE	3	hotplug_trigger	$1
DATA_SOURCE	4	dig_hotplug_reg	r intel_de_read
BIT_INFO	3	hotplug_trigger	0x0,0xec0f40
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HOST_DATA	3	hotplug_trigger	64-3904,262144-15466496
HOST_DATA	4	dig_hotplug_reg	0-u32max
HALF_LOCKED2		&desc->request_mutex
HALF_LOCKED2		_T->lock
HALF_LOCKED2		flags

drivers/gpu/drm/i915/display/intel_hotplug_irq.c icp_irq_handler() -> intel_get_hpd_pins()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs->handler	2192072823877971968,2792595683100205056,5955815596145336320,7942455435531735040,8138603768813838336,8705323516099022848
PARAM_VALUE	0	display->irq.lock.rlock.dep_map->name	0-255
PARAM_VALUE	0	display->params.enable_dmc_wl	0-1
PARAM_VALUE	0	display->pch_type	7-s32max
PARAM_VALUE	0	display->wl.taken	1
PARAM_VALUE	0	display->wl.work.timer.entry->pprev	4096-ptr_max
PARAM_VALUE	0	display->wl.work.work.entry.next->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.next->prev	4096-ptr_max
PARAM_VALUE	0	display->wl.work.work.entry.prev->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.prev->prev	1-u64max
PARAM_VALUE	0	*display->irq.de_pipe_imr_mask	0-4294967295
PARAM_VALUE	1	pin_mask	4733174036125630464
PARAM_VALUE	1	*pin_mask	0
PARAM_VALUE	2	long_mask	4179029881697394688
PARAM_VALUE	2	*long_mask	0
PARAM_VALUE	3	hotplug_trigger	65536-983040
BUF_SIZE	5	hpd	60
DATA_SOURCE	0	display	$0
DATA_SOURCE	4	dig_hotplug_reg	r intel_de_rmw
BIT_INFO	3	hotplug_trigger	0x0,0xf0000
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HOST_DATA	4	dig_hotplug_reg	0-u32max
HALF_LOCKED2		&desc->request_mutex
HALF_LOCKED2		_T->lock
HALF_LOCKED2		flags

drivers/gpu/drm/i915/display/intel_hotplug_irq.c icp_irq_handler() -> intel_get_hpd_pins()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs->handler	2192072823877971968,2792595683100205056,5955815596145336320,7942455435531735040,8138603768813838336,8705323516099022848
PARAM_VALUE	0	display->params.enable_dmc_wl	0-1
PARAM_VALUE	0	display->pch_type	7-s32max
PARAM_VALUE	0	display->wl.work.work.entry.next->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.next->prev	4096-ptr_max
PARAM_VALUE	0	display->wl.work.work.entry.prev->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.prev->prev	1-u64max
PARAM_VALUE	0	*display->irq.de_pipe_imr_mask	0-4294967295
PARAM_VALUE	1	pin_mask	4733174036125630464
PARAM_VALUE	2	long_mask	4179029881697394688
PARAM_VALUE	3	hotplug_trigger	16777216-1056964608
BUF_SIZE	5	hpd	60
DATA_SOURCE	0	display	$0
DATA_SOURCE	4	dig_hotplug_reg	r intel_de_rmw
BIT_INFO	3	hotplug_trigger	0x0,0x3f000000
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HOST_DATA	4	dig_hotplug_reg	0-u32max
HALF_LOCKED2		&desc->request_mutex
HALF_LOCKED2		_T->lock
HALF_LOCKED2		flags

drivers/gpu/drm/i915/display/intel_hotplug_irq.c ilk_hpd_irq_handler() -> intel_get_hpd_pins()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs->handler	2192072823877971968,2792595683100205056,5955815596145336320,7942455435531735040,8138603768813838336,8705323516099022848
PARAM_VALUE	0	display->params.enable_dmc_wl	0-1
PARAM_VALUE	0	display->wl.taken	1
PARAM_VALUE	0	display->wl.work.timer.entry->pprev	4096-ptr_max
PARAM_VALUE	1	pin_mask	3996029939054657536
PARAM_VALUE	1	*pin_mask	0
PARAM_VALUE	2	long_mask	6479215380982210560
PARAM_VALUE	2	*long_mask	0
PARAM_VALUE	3	hotplug_trigger	8,524288,134217728
BUF_SIZE	5	hpd	60
DATA_SOURCE	0	display	$0
DATA_SOURCE	3	hotplug_trigger	$1
DATA_SOURCE	4	dig_hotplug_reg	r intel_de_rmw
HARD_MAX	3	hotplug_trigger	134217728
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HOST_DATA	3	hotplug_trigger	8,524288,134217728
HOST_DATA	4	dig_hotplug_reg	0-u32max
HALF_LOCKED2		&desc->request_mutex
HALF_LOCKED2		_T->lock
HALF_LOCKED2		flags

drivers/gpu/drm/i915/display/intel_hotplug_irq.c spt_irq_handler() -> intel_get_hpd_pins()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs->handler	2192072823877971968,2792595683100205056,5955815596145336320,7942455435531735040,8138603768813838336,8705323516099022848
PARAM_VALUE	0	display->params.enable_dmc_wl	0-1
PARAM_VALUE	0	display->pch_type	5-6
PARAM_VALUE	0	display->wl.taken	1
PARAM_VALUE	0	display->wl.work.timer.entry->pprev	4096-ptr_max
PARAM_VALUE	0	display->wl.work.work.entry.next->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.next->prev	4096-ptr_max
PARAM_VALUE	0	display->wl.work.work.entry.prev->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.prev->prev	1-u64max
PARAM_VALUE	0	*display->irq.de_pipe_imr_mask	0-4294967295
PARAM_VALUE	1	pin_mask	2277924439015002112
PARAM_VALUE	1	*pin_mask	0
PARAM_VALUE	2	long_mask	1925097197378969600
PARAM_VALUE	2	*long_mask	0
PARAM_VALUE	3	hotplug_trigger	2097152-31457280
BUF_SIZE	5	hpd	60
DATA_SOURCE	0	display	$0
DATA_SOURCE	4	dig_hotplug_reg	r intel_de_rmw
BIT_INFO	3	hotplug_trigger	0x0,0x1e00000
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HOST_DATA	4	dig_hotplug_reg	0-u32max
HALF_LOCKED2		&desc->request_mutex
HALF_LOCKED2		_T->lock
HALF_LOCKED2		flags

drivers/gpu/drm/i915/display/intel_hotplug_irq.c spt_irq_handler() -> intel_get_hpd_pins()

Type	Parameter	Key	Value
PARAM_VALUE	0	display	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs	4096-ptr_max
PARAM_VALUE	0	display->irq.funcs->handler	2192072823877971968,2792595683100205056,5955815596145336320,7942455435531735040,8138603768813838336,8705323516099022848
PARAM_VALUE	0	display->params.enable_dmc_wl	0-1
PARAM_VALUE	0	display->pch_type	5-6
PARAM_VALUE	0	display->wl.work.work.entry.next->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.next->prev	4096-ptr_max
PARAM_VALUE	0	display->wl.work.work.entry.prev->next	1-u64max
PARAM_VALUE	0	display->wl.work.work.entry.prev->prev	1-u64max
PARAM_VALUE	0	*display->irq.de_pipe_imr_mask	0-4294967295
PARAM_VALUE	1	pin_mask	2277924439015002112
PARAM_VALUE	2	long_mask	1925097197378969600
PARAM_VALUE	3	hotplug_trigger	33554432
BUF_SIZE	5	hpd	60
DATA_SOURCE	0	display	$0
DATA_SOURCE	4	dig_hotplug_reg	r intel_de_rmw
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HOST_DATA	4	dig_hotplug_reg	0-u32max
HALF_LOCKED2		&desc->request_mutex
HALF_LOCKED2		_T->lock
HALF_LOCKED2		flags