Open Menu /

Defined in 1 files as a function:

Referenced in 1 files:

Smatch caller information:

drivers/gpu/drm/i915/display/intel_dp.c intel_dp_compute_formats() -> intel_dp_compute_output_format()

Type Parameter Key Value
PARAM_VALUE 0 encoder 4096-ptr_max
PARAM_VALUE 1 crtc_state 4096-ptr_max
PARAM_VALUE 1 crtc_state->framestart_delay 1
PARAM_VALUE 1 crtc_state->pipe_src.x1 0
PARAM_VALUE 1 crtc_state->pipe_src.x2 0-u16max
PARAM_VALUE 1 crtc_state->pipe_src.y1 0
PARAM_VALUE 1 crtc_state->pipe_src.y2 0-u16max
PARAM_VALUE 1 crtc_state->pixel_multiplier 1
PARAM_VALUE 2 conn_state 4096-ptr_max
PARAM_VALUE 2 conn_state->crtc 4096-ptr_max
PARAM_VALUE 4 sink_format 1
CAPPED_DATA 2 conn_state->crtc 1
DATA_SOURCE 0 encoder $0
DATA_SOURCE 1 crtc_state $1
DATA_SOURCE 2 conn_state $2
DATA_SOURCE 3 respect_downstream_limits $3
RX_PATH
TASK_NOT_RUNNING
NO_OVERFLOW_SIMPLE 1 crtc_state->hw.adjusted_mode.crtc_clock

drivers/gpu/drm/i915/display/intel_dp.c intel_dp_compute_formats() -> intel_dp_compute_output_format()

Type Parameter Key Value
PARAM_VALUE 0 encoder 4096-ptr_max
PARAM_VALUE 1 crtc_state 4096-ptr_max
PARAM_VALUE 1 crtc_state->framestart_delay 1
PARAM_VALUE 1 crtc_state->output_format 0-2
PARAM_VALUE 1 crtc_state->pipe_src.x1 0
PARAM_VALUE 1 crtc_state->pipe_src.x2 0-u16max
PARAM_VALUE 1 crtc_state->pipe_src.y1 0
PARAM_VALUE 1 crtc_state->pipe_src.y2 0-u16max
PARAM_VALUE 1 crtc_state->pixel_multiplier 1
PARAM_VALUE 1 crtc_state->sink_format 0-1
PARAM_VALUE 2 conn_state 4096-ptr_max
PARAM_VALUE 2 conn_state->crtc 4096-ptr_max
PARAM_VALUE 3 respect_downstream_limits 0
PARAM_VALUE 4 sink_format 0
CAPPED_DATA 2 conn_state->crtc 1
DATA_SOURCE 0 encoder $0
DATA_SOURCE 1 crtc_state $1
DATA_SOURCE 2 conn_state $2
DATA_SOURCE 3 respect_downstream_limits $3
RX_PATH
TASK_NOT_RUNNING
NO_OVERFLOW_SIMPLE 1 crtc_state->hw.adjusted_mode.crtc_clock

drivers/gpu/drm/i915/display/intel_dp.c intel_dp_compute_formats() -> intel_dp_compute_output_format()

Type Parameter Key Value
PARAM_VALUE 0 encoder 4096-ptr_max
PARAM_VALUE 1 crtc_state 4096-ptr_max
PARAM_VALUE 1 crtc_state->framestart_delay 1
PARAM_VALUE 1 crtc_state->pipe_src.x1 0
PARAM_VALUE 1 crtc_state->pipe_src.x2 0-u16max
PARAM_VALUE 1 crtc_state->pipe_src.y1 0
PARAM_VALUE 1 crtc_state->pipe_src.y2 0-u16max
PARAM_VALUE 1 crtc_state->pixel_multiplier 1
PARAM_VALUE 2 conn_state 4096-ptr_max
PARAM_VALUE 2 conn_state->crtc 4096-ptr_max
PARAM_VALUE 4 sink_format 0
CAPPED_DATA 2 conn_state->crtc 1
DATA_SOURCE 0 encoder $0
DATA_SOURCE 1 crtc_state $1
DATA_SOURCE 2 conn_state $2
DATA_SOURCE 3 respect_downstream_limits $3
RX_PATH
TASK_NOT_RUNNING
NO_OVERFLOW_SIMPLE 1 crtc_state->hw.adjusted_mode.crtc_clock

drivers/gpu/drm/i915/display/intel_dp.c intel_dp_compute_formats() -> intel_dp_compute_output_format()

Type Parameter Key Value
PARAM_VALUE 0 encoder 4096-ptr_max
PARAM_VALUE 1 crtc_state 4096-ptr_max
PARAM_VALUE 1 crtc_state->dsc.compression_enabled_on_link 1
PARAM_VALUE 1 crtc_state->dsc.config.bits_per_component 0,8-255
PARAM_VALUE 1 crtc_state->dsc.config.bits_per_pixel 0
PARAM_VALUE 1 crtc_state->dsc.config.block_pred_enable 0
PARAM_VALUE 1 crtc_state->dsc.config.convert_rgb 0
PARAM_VALUE 1 crtc_state->dsc.config.dsc_version_major 0-15
PARAM_VALUE 1 crtc_state->dsc.config.dsc_version_minor 0-2
PARAM_VALUE 1 crtc_state->dsc.config.final_offset 0-65534
PARAM_VALUE 1 crtc_state->dsc.config.first_line_bpg_offset 0
PARAM_VALUE 1 crtc_state->dsc.config.flatness_max_qp 0
PARAM_VALUE 1 crtc_state->dsc.config.flatness_min_qp 0
PARAM_VALUE 1 crtc_state->dsc.config.initial_dec_delay 0
PARAM_VALUE 1 crtc_state->dsc.config.initial_offset 0,2048,3840-5632,5888-6144
PARAM_VALUE 1 crtc_state->dsc.config.initial_scale_value 0
PARAM_VALUE 1 crtc_state->dsc.config.initial_xmit_delay 0
PARAM_VALUE 1 crtc_state->dsc.config.line_buf_depth 0,8-13
PARAM_VALUE 1 crtc_state->dsc.config.mux_word_size 0,48,64
PARAM_VALUE 1 crtc_state->dsc.config.native_420 0
PARAM_VALUE 1 crtc_state->dsc.config.native_422 0
PARAM_VALUE 1 crtc_state->dsc.config.nfl_bpg_offset 0
PARAM_VALUE 1 crtc_state->dsc.config.nsl_bpg_offset 0
PARAM_VALUE 1 crtc_state->dsc.config.pic_height 0
PARAM_VALUE 1 crtc_state->dsc.config.pic_width 0
PARAM_VALUE 1 crtc_state->dsc.config.rc_bits 0
PARAM_VALUE 1 crtc_state->dsc.config.rc_edge_factor 0
PARAM_VALUE 1 crtc_state->dsc.config.rc_model_size 0,8192
PARAM_VALUE 1 crtc_state->dsc.config.rc_quant_incr_limit0 0
PARAM_VALUE 1 crtc_state->dsc.config.rc_quant_incr_limit1 0
PARAM_VALUE 1 crtc_state->dsc.config.rc_tgt_offset_high 0
PARAM_VALUE 1 crtc_state->dsc.config.rc_tgt_offset_low 0
PARAM_VALUE 1 crtc_state->dsc.config.scale_decrement_interval 0-21845
PARAM_VALUE 1 crtc_state->dsc.config.scale_increment_interval 0
PARAM_VALUE 1 crtc_state->dsc.config.second_line_bpg_offset 0
PARAM_VALUE 1 crtc_state->dsc.config.second_line_offset_adj 0
PARAM_VALUE 1 crtc_state->dsc.config.simple_422 0
PARAM_VALUE 1 crtc_state->dsc.config.slice_bpg_offset 0
PARAM_VALUE 1 crtc_state->dsc.config.slice_chunk_size 0
PARAM_VALUE 1 crtc_state->dsc.config.slice_count 0
PARAM_VALUE 1 crtc_state->dsc.config.slice_height 0,2,108
PARAM_VALUE 1 crtc_state->dsc.config.slice_width 0
PARAM_VALUE 1 crtc_state->dsc.config.vbr_enable 0
PARAM_VALUE 1 crtc_state->dsc.slice_config.pipes_per_line 0-8
PARAM_VALUE 1 crtc_state->dsc.slice_config.slices_per_stream 0-4
PARAM_VALUE 1 crtc_state->dsc.slice_config.streams_per_pipe 0-3
PARAM_VALUE 1 crtc_state->framestart_delay 1
PARAM_VALUE 1 crtc_state->joiner_pipes 0
PARAM_VALUE 1 crtc_state->output_format 0-2
PARAM_VALUE 1 crtc_state->pipe_src.x1 0
PARAM_VALUE 1 crtc_state->pipe_src.x2 0-u16max
PARAM_VALUE 1 crtc_state->pipe_src.y1 0
PARAM_VALUE 1 crtc_state->pipe_src.y2 0-u16max
PARAM_VALUE 1 crtc_state->pixel_multiplier 1
PARAM_VALUE 1 crtc_state->sink_format 0
PARAM_VALUE 2 conn_state 4096-ptr_max
PARAM_VALUE 2 conn_state->crtc 4096-ptr_max
PARAM_VALUE 4 sink_format 1
CAPPED_DATA 2 conn_state->crtc 1
DATA_SOURCE 0 encoder $0
DATA_SOURCE 1 crtc_state $1
DATA_SOURCE 2 conn_state $2
DATA_SOURCE 3 respect_downstream_limits $3
RX_PATH
TASK_NOT_RUNNING
NO_OVERFLOW_SIMPLE 1 crtc_state->hw.adjusted_mode.crtc_clock