Defined in 2 files as a function:

Referenced in 1 files:

Smatch caller information:

drivers/gpu/drm/i915/display/intel_display.c intel_atomic_commit_tail() -> intel_display_power_put_async_delay()

Type Parameter Key Value
PARAM_VALUE 0 display 4096-ptr_max
PARAM_VALUE 0 display->dkl.phy_lock.rlock.dep_map->name 0-255
PARAM_VALUE 0 display->dmc.dmc->dc6_allowed.count 0-4294967295
PARAM_VALUE 0 display->dmc.dmc->dc6_allowed.dc5_start 0-4294967295
PARAM_VALUE 0 display->drm 4096-ptr_max
PARAM_VALUE 0 display->hotplug.poll_enabled 0
PARAM_VALUE 0 display->hotplug.poll_init_work.entry.next 4096-ptr_max
PARAM_VALUE 0 display->hotplug.poll_init_work.entry.next->prev 4096-ptr_max
PARAM_VALUE 0 display->irq.vlv_display_irqs_enabled 1
PARAM_VALUE 0 display->modeset.funcs 4096-ptr_max
PARAM_VALUE 0 display->parent 4096-ptr_max
PARAM_VALUE 0 display->parent->transient_data_flush 0
PARAM_VALUE 0 display->power.domains.async_put_next_delay 0
PARAM_VALUE 0 display->power.domains.async_put_wakeref 0
PARAM_VALUE 0 display->power.domains.async_put_work.work.entry.next->prev 4096-ptr_max
PARAM_VALUE 0 display->power.domains.lock.dep_map->name 0-255
PARAM_VALUE 0 display->power.domains.lock.first_waiter->list.prev->next 5159360019465732096
PARAM_VALUE 0 display->power.domains.lock.first_waiter->task->blocked_lock.dep_map->name 0-255
PARAM_VALUE 0 display->power.domains.lock.first_waiter->task->blocked_lock.owner (-1)
PARAM_VALUE 0 display->power.domains.lock.first_waiter->task->blocked_lock.owner_cpu 4294967295
PARAM_VALUE 0 display->power.domains.lock.first_waiter->task->blocked_lock.raw_lock.val.counter s32min-s32max
PARAM_VALUE 0 display->power.domains.lock.first_waiter->task->usage.refs.counter s32min-s32max
PARAM_VALUE 0 display->power.domains.lock.osq.tail.counter 0-s32max
PARAM_VALUE 0 display->power.domains.power_wells->count s32min-s32max
PARAM_VALUE 0 display->power.domains.power_wells->hw_enabled 1
PARAM_VALUE 0 display->psr_dc5_dc6_wa_work.entry.next 4096-ptr_max
PARAM_VALUE 0 display->wl.enabled 0
PARAM_VALUE 0 display->wl.work.work.entry.next->next 1-u64max
PARAM_VALUE 0 display->wl.work.work.entry.next->prev 4096-ptr_max
PARAM_VALUE 0 display->wl.work.work.entry.prev->next 1-u64max
PARAM_VALUE 0 display->wl.work.work.entry.prev->prev 1-u64max
PARAM_VALUE 0 *display->irq.de_pipe_imr_mask 0-4294967295
PARAM_VALUE 0 *display->irq.pipestat_irq_mask 0-4294967295
PARAM_VALUE 1 domain 73
PARAM_VALUE 2 wakeref 4096-ptr_max,(-2)
PARAM_VALUE 3 delay_ms 1,17
CAPPED_DATA 0 display->drm->mode_config.num_crtc 1
DATA_SOURCE 2 wakeref r intel_display_power_get
DATA_SOURCE 3 delay_ms r intel_display_power_select_target_dc_state
RX_PATH
TASK_NOT_RUNNING
NOCHECK_CALL
HOST_DATA 0 display->dmc.dmc->dc6_allowed.dc5_start 0-4294967295
HOST_DATA 0 display->power.domains.dc_state 0-u32max
HALF_LOCKED2 &pool->lock