Open Menu /

Documented in 1 files:

Defined in 1 files as a function:

Referenced in 1 files:

Smatch caller information:

drivers/pinctrl/pinctrl-cy8c95x0.c cy8c95x0_gpio_direction_output() -> cy8c95x0_regmap_write_bits()

Type Parameter Key Value
PARAM_VALUE 1 reg 8
PARAM_VALUE 4 val 0-255
BUF_SIZE 0 chip s32min-(-2),1-s32max
BUF_SIZE 0 chip s32min-(-2),1-s32max
DATA_SOURCE 0 chip r gpiochip_get_data
DATA_SOURCE 2 port r cypress_get_port
DATA_SOURCE 3 mask r cypress_get_pin_mask
FUZZY_MAX 4 val 0
RX_PATH
TASK_NOT_RUNNING
HALF_LOCKED2 _T->lock

drivers/pinctrl/pinctrl-cy8c95x0.c cy8c95x0_gpio_set_pincfg() -> cy8c95x0_regmap_write_bits()

Type Parameter Key Value
PARAM_VALUE 1 reg 26,29-33,35
BUF_SIZE 0 chip 1,24,32,40,48,56,64,72,80,88,96,104,112,120,128,136,144,152,168
BUF_SIZE 0 chip 1,24,32,40,48,56,64,72,80,88,96,104,112,120,128,136,144,152,168
DATA_SOURCE 0 chip $0
DATA_SOURCE 2 port r cypress_get_port
DATA_SOURCE 3 mask r cypress_get_pin_mask
DATA_SOURCE 4 val r cypress_get_pin_mask
FUZZY_MAX 1 reg 35
HARD_MAX 1 reg 35
RX_PATH
TASK_NOT_RUNNING
HALF_LOCKED2 &pctldev->mutex

drivers/pinctrl/pinctrl-cy8c95x0.c cy8c95x0_gpio_set_value() -> cy8c95x0_regmap_write_bits()

Type Parameter Key Value
PARAM_VALUE 1 reg 8
PARAM_VALUE 4 val 0-255
BUF_SIZE 0 chip s32min-(-2),1-s32max
BUF_SIZE 0 chip s32min-(-2),1-s32max
DATA_SOURCE 0 chip r gpiochip_get_data
DATA_SOURCE 2 port r cypress_get_port
DATA_SOURCE 3 mask r cypress_get_pin_mask
FUZZY_MAX 4 val 0
RX_PATH
TASK_NOT_RUNNING

drivers/pinctrl/pinctrl-cy8c95x0.c cy8c95x0_pinmux_direction() -> cy8c95x0_regmap_write_bits()

Type Parameter Key Value
PARAM_VALUE 1 reg 28
PARAM_VALUE 4 val 0-255
BUF_SIZE 0 chip 1,24,32,40,48,56,64,72,80,88,96,104,112,120,128,136,144,152,168
BUF_SIZE 0 chip 1,24,32,40,48,56,64,72,80,88,96,104,112,120,128,136,144,152,168
DATA_SOURCE 0 chip $0
DATA_SOURCE 2 port r cypress_get_port
DATA_SOURCE 3 mask r cypress_get_pin_mask
FUZZY_MAX 4 val 0
RX_PATH
TASK_NOT_RUNNING
HALF_LOCKED2 &pctldev->mutex

drivers/pinctrl/pinctrl-cy8c95x0.c cy8c95x0_pinmux_direction() -> cy8c95x0_regmap_write_bits()

Type Parameter Key Value
PARAM_VALUE 0 chip 4096-ptr_max
PARAM_VALUE 0 chip->push_pull 4096-ptr_max
PARAM_VALUE 0 chip->regmap 4096-ptr_max
PARAM_VALUE 0 chip->regmap->async 0
PARAM_VALUE 0 chip->regmap->cache->cached_rbnode->base_reg 0-4294967295
PARAM_VALUE 0 chip->regmap->cache->cached_rbnode->blklen 0-4294967295
PARAM_VALUE 0 chip->regmap->cache_dirty 0-1
PARAM_VALUE 0 chip->regmap->cache_only 0-1
PARAM_VALUE 1 reg 35
BUF_SIZE 0 chip 1,24,32,40,48,56,64,72,80,88,96,104,112,120,128,136,144,152,168
BUF_SIZE 0 chip 1,24,32,40,48,56,64,72,80,88,96,104,112,120,128,136,144,152,168
CAPPED_DATA 0 chip->regmap->rd_table->n_yes_ranges 1
CAPPED_DATA 0 chip->regmap->volatile_table->n_no_ranges 1
CAPPED_DATA 0 chip->regmap->volatile_table->n_yes_ranges 1
DATA_SOURCE 0 chip $0
DATA_SOURCE 2 port r cypress_get_port
DATA_SOURCE 3 mask r cypress_get_pin_mask
DATA_SOURCE 4 val r cypress_get_pin_mask
RX_PATH
TASK_NOT_RUNNING
HALF_LOCKED2 &pctldev->mutex

drivers/pinctrl/pinctrl-cy8c95x0.c cy8c95x0_pinmux_mode() -> cy8c95x0_regmap_write_bits()

Type Parameter Key Value
PARAM_VALUE 0 chip 4096-ptr_max
PARAM_VALUE 0 chip->regmap 4096-ptr_max
PARAM_VALUE 0 chip->regmap->async 0
PARAM_VALUE 0 chip->regmap->cache_dirty 0-1
PARAM_VALUE 0 chip->regmap->cache_only 0-1
PARAM_VALUE 1 reg 28
BUF_SIZE 0 chip 1,24,32,40,48,56,64,72,80,88,96,104,112,120,128,136,144,152,168
BUF_SIZE 0 chip 1,24,32,40,48,56,64,72,80,88,96,104,112,120,128,136,144,152,168
CAPPED_DATA 0 chip->regmap->volatile_table->n_no_ranges 1
CAPPED_DATA 0 chip->regmap->volatile_table->n_yes_ranges 1
DATA_SOURCE 0 chip $0
DATA_SOURCE 2 port r cypress_get_port
DATA_SOURCE 3 mask r cypress_get_pin_mask
DATA_SOURCE 4 val r cypress_get_pin_mask
RX_PATH
TASK_NOT_RUNNING

drivers/pinctrl/pinctrl-cy8c95x0.c cy8c95x0_pinmux_mode() -> cy8c95x0_regmap_write_bits()

Type Parameter Key Value
PARAM_VALUE 0 chip 4096-ptr_max
PARAM_VALUE 0 chip->regmap 4096-ptr_max
PARAM_VALUE 0 chip->regmap->async 0
PARAM_VALUE 0 chip->regmap->cache->cached_rbnode->base_reg 0-4294967295
PARAM_VALUE 0 chip->regmap->cache->cached_rbnode->blklen 0-4294967295
PARAM_VALUE 0 chip->regmap->cache_dirty 0-1
PARAM_VALUE 0 chip->regmap->cache_only 0-1
PARAM_VALUE 1 reg 8
BUF_SIZE 0 chip 1,24,32,40,48,56,64,72,80,88,96,104,112,120,128,136,144,152,168
BUF_SIZE 0 chip 1,24,32,40,48,56,64,72,80,88,96,104,112,120,128,136,144,152,168
CAPPED_DATA 0 chip->regmap->rd_table->n_yes_ranges 1
CAPPED_DATA 0 chip->regmap->volatile_table->n_no_ranges 1
CAPPED_DATA 0 chip->regmap->volatile_table->n_yes_ranges 1
DATA_SOURCE 0 chip $0
DATA_SOURCE 2 port r cypress_get_port
DATA_SOURCE 3 mask r cypress_get_pin_mask
DATA_SOURCE 4 val r cypress_get_pin_mask
RX_PATH
TASK_NOT_RUNNING

drivers/pinctrl/pinctrl-cy8c95x0.c cy8c95x0_set_mode() -> cy8c95x0_regmap_write_bits()

Type Parameter Key Value
PARAM_VALUE 1 reg 26
PARAM_VALUE 4 val 0-255
BUF_SIZE 0 chip 1,24,32,40,48,56,64,72,80,88,96,104,112,120,128,136,144,152,168
BUF_SIZE 0 chip 1,24,32,40,48,56,64,72,80,88,96,104,112,120,128,136,144,152,168
DATA_SOURCE 0 chip $0
DATA_SOURCE 2 port r cypress_get_port
DATA_SOURCE 3 mask r cypress_get_pin_mask
FUZZY_MAX 4 val 0
RX_PATH
TASK_NOT_RUNNING
HALF_LOCKED2 &pctldev->mutex
HALF_LOCKED2 _T->lock